(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 92403285.7

(51) Int. CI.5: G06F 1/32

(22) Date of filing: 04.12.92

(30) Priority: 04.12.91 JP 320593/91

43 Date of publication of application : 09.06.93 Bulletin 93/23

(84) Designated Contracting States: DE FR GB

(71) Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211 (JP)

(72) Inventor : Morimoto, Masayuki, c/o Fujitsu Limited 1015, Kamikodanaka, Nakahara-ku

Kawasaki-shi, Kanagawa 211 (JP) Inventor: Asahina, Yoshiyuki, c/o Fujitsu Limited

1015, Kamikodanaka, Nakahara-ku Kawasaki-shi, Kanagawa 211 (JP) Inventor: Tanaka, Takehiko, c/o Fujitsu Limited

1015, Kamikodanaka, Nakahara-ku Kawasaki-shi, Kanagawa 211 (JP)

Inventor: Matsuo, Mikita, c/o Fujitsu Limited 1015, Kamikodanaka, Nakahara-ku


Kawasaki-shi, Kanagawa 211 (JP)

(74) Representative : Joly, Jean-Jacques et al Cabinet Beau de Loménie 158, rue de l'Université

F-75340 Paris Cédex 07 (FR)

(54) Power source control apparatus for display unit.

A power source control apparatus controls a power source (41) of a display unit (4) of a system which includes an input device (1) and a computer body (3). The power source control apparatus includes a first part (21) for detecting an input signal which is output from the input device and for turning ON the power source of the display unit based on the detection of the input signal in a state where the power source is OFF, a second part (23) for turning OFF the power source of the display unit if the first part detects no input signal for a predetermined time, and a third part (22) for transmitting to the computer body second and subsequent input signals detected by the first part, so that the power source of the display unit is automatically turned ON in response to the input signal from the input device, but only the second and subsequent input signals are transmitted to the main body. In other words, the first input signal is blocked and is not transmitted to the main body, so that the state of the main body at the time when the power source of the display unit is turned ON is correctly displayed on the display unit.



10

15

20

25

30

40

45

50

BACKGROUND OF THE INVENTION

The present invention generally relates to power source control apparatuses, and more particularly to a power source control apparatus for automatically turning ON/OFF a power source of a display unit depending on the existence of an input signal.

Recently, computers, personal computers and the like (hereinafter simply referred to as main bodies) are more frequently operated unattended in a continuous manner. For this reason, in order to prevent burnout and extend the serviceable life of a cathode ray tube (CRT) which is connected to the main body during the unattended operation, there are demands to turn OFF a CRT power source. In this case, the main body operates even if the CRT power source is turned OFF.

Conventionally, an input signal from an input device such as a keyboard is monitored, and the CRT power source is turned OFF if the input signal is not received for a predetermined time. The CRT power source is turned ON when the input signal is detected.

But when turning ON the CRT power source when the input signal is detected, it is necessary to display the state of the main body at the time when the CRT power source is turned ON, because the main body continues to operate even while the CRT power source is OFF. Hence, according to the conventional method of turning ON the CRT power source when the input signal is detected, the input signal is transmitted to the main body in addition to turning ON the CRT power source when the input signal is detected.

As described above, the main body continues to operate even while the CRT power source is OFF. For this reason, if the input signal is input from the keyboard, a software of the main body will operate in response to this input signal. Therefore, if the CRT power source is turned ON by generating the input signal by manipulating an arbitrary key of the keyboard, a mouse or the like in the state where the CRT power source is OFF, the state of the main body at the time when the CRT power source is turned ON is not correctly displayed on the CRT. In other words, the actual display on the CRT relates to the state of the main body which carries out an erroneous operation in response to the input signal.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide a novel and useful power source control apparatus in which the problems described above are eliminated.

Another and more specific object of the present invention is to provide a power source control apparatus for controlling a power source of a display unit of a system which includes an input device and a com-

puter body, comprising first means for detecting an input signal which is output from the input device, and for turning ON the power source of the display unit based on the detection of the input signal in a state where the power source is OFF, second means, coupled to the first means, for turning OFF the power source of the display unit if the first means detects no input signal for a predetermined time, and third means, coupled to the first means, for transmitting to the computer body second and subsequent input signals detected by the first means. According to the power source control apparatus of the present invention, the power source of the display unit is automatically turned ON in response to the input signal from the input device, but only the second and subsequent input signals are transmitted to the main body. In other words, the first input signal is blocked and is not transmitted to the main body, so that the state of the main body at the time when the power source of the display unit is turned ON is correctly displayed on the display unit.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a system block diagram for explaining the operating principle of the present invention; FIG.2 is a system block diagram showing an embodiment of a power source control apparatus according to the present invention;

FIG.3 is a perspective view of a personal computer including the embodiment of the power source control apparatus;

FIG.4 is a flow chart for explaining the operation of the embodiment of the power source control apparatus;

FIG.5 is a flow chart for explaining a timer interrupt of the embodiment of the power source control apparatus;

FIG.6 is a timing chart for explaining the operation of the embodiment of the power source control apparatus; and

FIG.7 is a diagram for explaining data formats used in the embodiment of the power source control apparatus.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

First, a description will be given of the operating principle of the present invention, by referring to FIG 1

In FIG.1, a power source control apparatus 2 includes a signal detection circuit 21 for detecting an input signal from an input device 1, a gate circuit 22

5

15

which determines whether or not to transmit the input signal detected by the signal detection circuit 21 to a computer body (main body) 3, and a timer circuit 23 for turning OFF a power source 41 of a display unit (CRT) 4 if the signal detection circuit 21 detects no input signal for a predetermined time.

When the power source 41 of the display unit 4 is OFF, the signal detection circuit 21 turns ON the power source 41 based on the input signal. In addition, the gate circuit 22 transmits the second and subsequent input signals detected by the signal detection circuit 21 to the computer body 3. When the signal detection circuit 21 detects the first input signal from the input device 1, the signal detection circuit 21 turns ON the power source 41 of the display unit 4.

In a state where the power source 41 of the display unit 4 is ON, the input signal from the input device 1 is transmitted to the computer body 3 via the signal detection circuit 21 and the gate circuit 22. The timer circuit 23 is reset and starts to count every time an input signal is received from the input device 1. The timer circuit 23 does not operate if the next input signal is received within a predetermined (or preset) time from the receipt of the immediately previous input signal. However, if the next input signal is not detected by the signal detection circuit 21 within the predetermined time, the timer circuit 23 turns OFF the power source 41 of the display unit 4.

If an input signal is received in a state where the power source 41 of the display unit 4 is OFF, the signal detection circuit 21 turns ON the power source 41 based on a first input signal. The gate circuit 22 opens its gate after the first input signal is received and before a second input signal is received, and transmits the second and subsequent input signals to the computer body 3. Accordingly, the first input signal which requests the power source 41 to be turned ON is not transmitted to the computer body 3, and thus, the computer body 3 will not carry out an erroneous operation in response to the first input signal. As a result, the state of the computer body 3 at the time when the power source 41 is turned ON is correctly displayed on the display unit 4.

Next, a description will be given of an embodiment of a power source control apparatus according to the present invention, by referring to FIGS.2 and 3. FIG.2 shows the embodiment of the power source control apparatus, and FIG.3 shows a personal computer including this embodiment of the power source control apparatus.

In FIGS.2 and 3, a display unit power source controller 50 transmits an input signal from a keyboard 51 to a main body 52, and also controls the ON/OFF state of a power source 54 of a CRT 53. The display screen of the CRT 53 is controlled by a CRT driver circuit 55.

A microprocessor unit (MPU) 56 detects the input signal from the keyboard 51, and turns the power

source 54 ON if the power source 54 is OFF. The MPU 56 includes the functions of a signal detection circuit which outputs a gate signal for opening a gate part 58 after a predetermined time elapses from a time when a first input signal is received and before a second input signal is received, and the functions of a timer circuit which is reset by the input signal and starts to operate so as to turn OFF the power source 54 if the next input signal is not received even after the predetermined time elapses. The gate part 58 is a NAND circuit which receives the input signal via an inverter 57 and a gate control signal, both from the MPU 56.

FIG.4 is a flow chart for explaining the operation of this embodiment, and FIG.5 is a flow chart for explaining a timer interrupt of this embodiment.

FIG.4 shows the operation of the MPU 56. In FIG.4, a step 61 sets an internal timer of the MPU 56 so that the internal timer operates if the input signal is not input for a time t. For example, the time t can be set to 10 seconds, 15 minutes, 30 minutes, one hour, 12 hours or the like. In this embodiment, the time t of 10 seconds is used for testing purposes. Then, a step 62 constantly monitors the input from the keyboard 51, so as to decide whether or not an input signal is received from the keyboard 51. When the decision result in the step 62 becomes YES, a step 63 decides whether or not the power source 54 is already ON. If the decision result in the step 63 is YES, a step 64 resets the internal timer, and the process returns to the step 62.

On the other hand, if the decision result in the step 63 is NO, a step 65 turns ON the power source 54. Then, a step 66 waits for a predetermined after the input of the first input signal is completed and before the second input signal is input. A step 67 opens the gate part 58 which is provided in a communication path between the keyboard 51 and the main body 52, and the process advances to the step 64 described

In FIG.5, a step 71 times the predetermined time from the time when the internal timer of the MPU 56 is reset. When the predetermined time elapses, a step 72 makes an interrupt, and a step 73 stops the internal timer. A step 74 turns OFF the power source 54 and closes the gate part 58. Thereafter, the process returns to the step 62 shown in FIG.4, that is, to the keyboard data input monitoring routine.

FIG.6 is a timing chart for explaining the operation of this embodiment. In FIG.6, (A) shows the input signal S1 shown in FIG.2, (B) shows the gate control signal S2 shown in FIG.2, (C) shows a gate output signal S3 shown in FIG.2, (D) shows an ON/OFF state S4 of the power source 54, and (E) shows the operation of the internal timer of the MPU 56.

In FIG.6, when the first input signal is input to the MPU 56 as the input signal S1 in the state where the power source 54 is OFF, the power source 54 is turned ON and the internal timer of the MPU 56 is re-

55

40

10

15

20

25

35

40

set. The gate control signal S2 is turned ON and the gate part 58 is opened after the predetermined time elapses after the first input signal is input and before the second input signal is input.

Next, when the second input signal is output from the keyboard 51, this second input signal is transmitted to the main body 52 via the gate part 58. The internal timer of the MPU 56 is reset and the internal timer starts to operate. When the input signals subsequent to the second input signal are successively input thereafter, these subsequent input signals are transmitted as they are to the main body 52, and the internal timer is reset every time one of the subsequent input signals is received by the MPU 56. After the last input signal is received by the MPU 56 and the internal timer times the predetermined time, the power source 54 is turned OFF and the gate part 58 is closed.

FIG.7 shows data formats used in this embodiment. The data input from the keyboard 51 has a serial data format having one byte units.

In FIG.7, (a) shows the data structure of one byte of the signal data. In this case, a start bit is arranged before a 8-bit signal data, and a parity bit and a stop bit are added after the 8-bit signal data. Hence, the 1-byte signal data is made up of a total of 11 bits.

On the other hand, (b) in FIG.7 shows the mutual interval of such 1-byte signal data. As shown, a minimum of 5 ms is provided between two adjacent 1-byte signal data. Accordingly, it is possible to determine the predetermined time of the gate control signal S2 shown in FIG.6.

Therefore, according to this embodiment, the power source 54 of the CRT 53 is normally turned ON and the display is made on the CRT 53 when the power source of the main body 52 (personal computer) is turned ON. On the other hand, if no key input is made from the keyboard 51 for the predetermined time, the power source of the main body 52 remains ON, but the power source 54 of the CRT 53 is turned OFF and the display on the CRT 53 disappears. If the key input is made from the keyboard 51 in this state where the power source 54 of the CRT 53 is OFF, the power source 54 is turned ON and the state of the main body 52 at the time when the power source 54 is turned ON is correctly displayed on the CRT 53.

In addition, the power source controller 50 can take the form of an adapter which may be connected to the existing system, without the need to modify the main body 52, the keyboard 51 and the like. As may be readily seen from FIG.2, those parts of the system other than the power source controller 50 which is indicated by the broken line may be the same as corresponding parts of an existing system, and no hardware modification of the main body 52 or the keyboard 51 is necessary.

Claims

 A power source control apparatus for controlling a power source (41) of a display unit (4) of a system which includes an input device (1) and a computer body (3), characterized in that said power source control apparatus comprises:

first means (21) for detecting an input signal which is output from the input device (1), and for turning ON the power source (41) of the display unit (4) based on the detection of the input signal in a state where the power source (41) is OFF:

second means (23), coupled to said first means (21), for turning OFF the power source (41) of the display unit (4) if said first means (21) detects no input signal for a predetermined time;

third means (22), coupled to said first means (21), for transmitting to the computer body (3) second and subsequent input signals detected by said first means (21).

- 2. The power source control apparatus as claimed in claim 1, characterized in that said first means (21) turns ON the power source (41) of the display unit (4) when a first input signal is detected in the state where the power source (41) is OFF, said first input signal being the input signal which is first received from the input device (1) by said first means (21) in the state where the power source (41) is OFF.
- The power source control apparatus as claimed in claim 1 or 2, characterized in that said first means (21) and said second means (23) form a microprocessor unit (56), and said second means (23) includes an internal timer of the microprocessor unit (56).
- 4. The power source control apparatus as claimed in any of claims 1 to 3, characterized in that said third means (22) includes a gate circuit (57, 58) which blocks the first input signal from being transmitted to the computer body (3) in response to a gate control signal output from said first means (21).
- 5. The power source control apparatus as claimed in any of claims 1 to 4, characterized in that the display unit (4) is made up of a cathode ray tube (53), and a power source of the computer body (3) normally remains ON regardless of the ON/OFF state of the power source (41) of the display unit (4).
- The power source control apparatus as claimed in claim 1, characterized in that said first means

55

(21) turns ON the power source (41) of the display unit (4) when a first input signal is detected in the state where the power source (41) is OFF, said first input signal being the input signal which is first received from the input device (1) by said first means (21) in the state where the power source (41) is OFF, and said third means (22) transmits to the computer body (3) only the second and subsequent input signals detected by said first means (21).

10

7. The power source control apparatus as claimed in any of claims 1 to 6, characterized in that said first through third means (21, 23, 22) form an adapter which connects to an existing system which includes the display unit (4), the power source (41), the input device (1) and the main body (3).

15

20

25

30


35

40

45

50

COMPUTER BODY CRT DISPLAY UNIT POWER SOURCE 22 4 GATE FIG. 1 ۱ , ۱ SIGNAL DETECTION 12 TIMER 23 INPUT Device



7

FIG.3




FIG.4





FIG.5






FIG.7

